Microchip DSPIC33FJ16GP102 Manual de Usario

Microchip No categorizado DSPIC33FJ16GP102

Lee a continuación 📖 el manual en español para Microchip DSPIC33FJ16GP102 (88 páginas) en la categoría No categorizado. Esta guía fue útil para 4 personas y fue valorada con 4.5 estrellas en promedio por 2 usuarios

Descargar PDF

Página 1/88

Analog-to-Digital

Converter (ADC)

Section 16. Analog-to-Digital Converter (ADC)

HIGHLIGHTS

This section of the manual contains the following major topics:

16.1 Introduction .................................................................................................................. 16-2

16.2 Control Registers ......................................................................................................... 16-6

16.3 Overview of Sample and Conversion Sequence ....................................................... 16-17

16.4 ADC Configuration..................................................................................................... 16-27

16.5 ADC Interrupt Generation .......................................................................................... 16-33

16.6 Analog Input Selection for Conversion....................................................................... 16-35

16.7 Specifying Conversion Results Buffering for Devices with DMA................................ 16-44

16.8 ADC Configuration Example ...................................................................................... 16-48

16.9 ADC Configuration for 1.1 Msps ................................................................................16-49

16.10 Sample and Conversion Sequence Examples for Devices without DMA .................. 16-51

16.11 Sample and Conversion Sequence Examples for Devices with DMA ....................... 16-63

16.12 Analog-to-Digital Sampling Requirements ................................................................. 16-73

16.13 Reading the ADC Result Buffer .................................................................................16-74

16.14 Transfer Functions ..................................................................................................... 16-76

16.15 ADC Accuracy/Error................................................................................................... 16-78

16.16 Connection Considerations........................................................................................ 16-78

16.17 Operation During Sleep and Idle Modes .................................................................... 16-79

16.18 Effects of a Reset....................................................................................................... 16-79

16.19 Special Function Registers ........................................................................................ 16-80

16.20 Design Tips ................................................................................................................ 16-81

16.21 Related Application Notes.......................................................................................... 16-82

16.22 Revision History ......................................................................................................... 16-83

dsPIC33F/PIC24H Family Reference Manual

16.1 INTRODUCTION

This document describes the features and associated operational modes of the Successive

Approximation (SAR) Analog-to-Digital Converter (ADC) available on the dsPIC33F/PIC24H

families of devices.

The ADC module can be configured by the user application to function as a 10-bit, 4-channel

ADC (for devices with 10-bit only ADC) or a 12-bit, single-channel ADC (for devices with

selectable 10-bit or 12-bit ADC).

Figure 16-1 illustrates a block diagram of the ADC module for devices with DMA. Figure 16-2

illustrates a block diagram of the ADC module for devices without DMA.

The dsPIC33F/PIC24H ADC module has the following key features:

• SAR conversion

• Up to 1.1 Msps conversion speed

• Up to 32 analog input pins

• External voltage reference input pins

• Four unipolar differential Sample and Hold (S&H) amplifiers

• Simultaneous sampling of up to four analog input pins

• Automatic Channel Scan mode

• Selectable conversion trigger source

• Up to 16-word conversion result buffer

• Selectable Buffer Fill modes (not available on all devices)

• DMA support, including Peripheral Indirect Addressing (not available on all devices)

• Operation during CPU Sleep and Idle modes

Depending on the device variant, the ADC module may have up to 32 analog input pins,

designated AN0-AN31. These analog inputs are connected by multiplexers to four S&H

amplifiers, designated CH0-CH3. The analog input multiplexers have two sets of control bits,

designated as MUXA (CHySA/CHyNA) and MUXB (CHySB/CHyNB). These control bits select a

particular analog input for conversion. The MUXA and MUXB control bits can alternatively select

the analog input for conversion. Unipolar differential conversions are possible on all channels

using certain input pins (see Figure 16-1 Figure 16-2 and ).

Channel Scan mode can be enabled for the CH0 S&H amplifier. Any subset of the analog inputs

(AN0 to AN31 based on availability) can be selected by the user application. The selected inputs

are converted in ascending order using CH0.

The ADC module supports simultaneous sampling using multiple S&H channels to sample the

inputs at the same time, and then performs the conversion for each channel sequentially. By

default, the multiple channels are sampled and converted sequentially.

For devices with DMA, the ADC module is connected to a single-word result buffer. However,

multiple conversion results can be stored in a DMA RAM buffer with no CPU overhead when

DMA is used with the ADC module. Each conversion result is converted to one of four 16-bit

output formats when it is read from the buffer.

Note: This family reference manual section is meant to serve as a complement to device

data sheets. Depending on the device variant, this manual section may not apply to

all dsPIC33F/PIC24H devices.

Please consult the note at the beginning of the “Analog-to-Digital Converter

(ADC)” chapter in the current device data sheet to check whether this document

supports the device you are using.

Device data sheets and family reference manual sections are available for

download from the Microchip Worldwide Web site at: http://www.microchip.com

Section 16. Analog-to-Digital Converter (ADC)

Analog-to-Digital

Converter (ADC)

For devices without DMA, the ADC module is connected to a 16-word result buffer. The ADC

result is available in four different numerical formats (see Figure 16-14).

Note 1: A ‘y’ is used with MUXA and MUXB control bits to specify the S&H channel numbers

(y = 0 or 123).

2: Depending on a particular device pinout, the ADC can have up to 32 analog input

pins, designated AN0 through AN31. In addition, there are two analog input pins for

external voltage reference connections (VREF+, VREF-). These voltage reference

inputs can be shared with other analog input pins. The actual number of analog

input pins and external voltage reference input configuration depends on the

specific device. For further details, refer to the specific device data sheet.

dsPIC33F/PIC24H Family Reference Manual

Figure 16-1: ADC Block Diagram for Devices with DMA

SAR ADC

S/H0

S/H1

AN0

AN31

AN1

VREFL

CH0SB<4:0>

CH0NA CH0NB

AN0

AN3

CH123SA

AN9

VREFL

CH123SB

CH123NA CH123NB

AN6

S/H2

AN1

AN4

CH123SA

AN10

VREFL

CH123SB

CH123NA CH123NB

AN7

S/H3

AN2

AN5

CH123SA

AN11

VREFL

CH123SB

CH123NA CH123NB

AN8

CH1(2)

CH0

CH2(2)

CH3(2)

CH0SA<4:0>

CHANNEL

SCAN

CSCNA

Alternate

Note 1: VREF+, VREF- inputs can be multiplexed with other analog inputs. For details, refer to the “Pin Diagrams” section in the specific device

data sheet.

2: Channels 1, 2 and 3 are not applicable for the 12-bit mode of operation.

Input Selection

VREFH VREFL

V +REF (1) AV AVDD SS

V -REF (1)

VCFG<2:0>

Bus Interface

ADC1BUF0

Section 16. Analog-to-Digital Converter (ADC)

Analog-to-Digital

Converter (ADC)

Figure 16-2: ADC Block Diagram for Devices without DMA

SAR ADC

S/H0

S/H1

ADC1BUF0

ADC1BUF1

ADC1BUF2

ADC1BUFF

ADC1BUFE

AN0

AN31

AN1

VREFL

CH0SB<4:0>

CH0NA CH0NB

AN0

AN3

CH123SA

AN9

VREFL

CH123SB

CH123NA CH123NB

AN6

S/H2

AN1

AN4

CH123SA

AN10

VREFL

CH123SB

CH123NA CH123NB

AN7

S/H3

AN2

AN5

CH123SA

AN11

VREFL

CH123SB

CH123NA CH123NB

AN8

CH1(2)

CH0

CH2(2)

CH3(2)

CH0SA<4:0>

CHANNEL

SCAN

CSCNA

Alternate

Note 1: VREF+, VREF- inputs can be multiplexed with other analog inputs. For details, refer to the “Pin Diagrams” section in the specific device

data sheet.

2: Channels 1, 2 and 3 are not applicable for the 12-bit mode of operation.

Input Selection

VREFH VREFL

V +REF (1) AV AVDD SS

V -REF (1)

VCFG<2:0>

dsPIC33F/PIC24H Family Reference Manual

16.2 CONTROL REGISTERS

The ADC module has ten Control and Status registers. These registers are:

•ADxCON1: ADCx Control Register 1

•ADxCON2: ADCx Control Register 2

•ADxCON3: ADCx Control Register 3

•ADxCON4: ADCx Control Register 4

•ADxCHS123: ADCx Input Channel 1, 2, 3 Select Register

•ADxCHS0: ADCx Input Channel 0 Select Register

•AD1CSSH: ADC1 Input Scan Select Register High

•ADxCSSL: ADCx Input Scan Select Register Low

•AD1PCFGH: ADC1 Port Configuration Register High

•ADxPCFGL: ADCx Port Configuration Register Low

The ADxCON1, ADxCON2 and ADxCON3 registers control the operation of the ADC module.

The ADxCON4 register sets up the number of conversion results stored in a DMA buffer for each

analog input in the Scatter/Gather mode for devices with DMA. The ADxCHS123 and ADxCHS0

registers select the input pins to be connected to the S&H amplifiers. The ADCSSH/L registers

select inputs to be sequentially scanned. The ADxPCFGH/L registers configure the analog input

pins as analog inputs or as digital I/O.

16.2.1 ADC Result Buffer

For devices with DMA, the ADC module contains a single-word result buffer, ADC1BUF0. For

devices without DMA, the ADC module contains a 16-word dual-port RAM, to buffer the results.

The 16 buffer locations are referred to as ADC1BUF0, ADC1BUF1, ADC1BUF2, ..., ADC1BUFE

and ADC1BUFF.

Note: After a device reset, the ADC buffer register(s) will contain unknown data.

dsPIC33F/PIC24H Family Reference Manual

bit 3 SIMSAM: Simultaneous Sample Select bit (only applicable when CHPS<1:0> = 01 1x or )

When AD12B = 1, SIMSAM is: U-0, Unimplemented, Read as ‘0’

1 = Samples CH0, CH1, CH2, CH3 simultaneously (when CHPS<1:0> = 1x); or

Samples CH0 and CH1 simultaneously (when CHPS<1:0> = 01)

0 = Samples multiple channels individually in sequence

bit 2 ASAM: ADC Sample Auto-Start bit

1 = Sampling begins immediately after last conversion. SAMP bit is auto-set

0 = Sampling begins when SAMP bit is set

bit 1 SAMP: ADC Sample Enable bit

1 = ADC S&H amplifiers are sampling

0 = ADC S&H amplifiers are holding

If ASAM = 0, software can write ‘1’ to begin sampling. Automatically set by hardware if ASAM = 1.

If SSRC = 000, software can write ‘0’ to end sampling and start conversion. If SSRC ≠ 000,

automatically cleared by hardware to end sampling and start conversion.

bit 0 DONE: ADC Conversion Status bit

1 = ADC conversion cycle is completed

0 = ADC conversion not started or in progress

Automatically set by hardware when analog-to-digital conversion is complete. Software can write ‘0’ to

clear DONE status (software not allowed to write ‘1’). Clearing this bit does NOT affect any operation

in progress. Automatically cleared by hardware at the start of a new conversion.

Note 1: This clock source is not available on all devices. Refer to the specific device data sheet for availability.

2: This bit is not available on all devices. Refer to the “Analog-to-Digital Converter” chapter in the specific

device data sheet for availability.

Section 16. Analog-to-Digital Converter (ADC)

Analog-to-Digital

Converter (ADC)

R/W-0 R/W-0 R/W-0 U-0 U-0 R/W-0 R/W-0 R/W-0

VCFG<2:0> — — CSCNA CHPS<1:0>

bit 15 bit 8

R-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

BUFS — SMPI<3:0>(1,2) BUFM ALTS

bit 7 bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 15-13 VCFG<2:0>: Converter Voltage Reference Configuration bits

bit 12-11 Unimplemented: Read as ‘0’

bit 10 CSCNA: Input Scan Select bit

1 = Scan inputs for CH0+ during Sample A bit

0 = Do not scan inputs

bit 9-8 CHPS<1:0>: Channel Select bits

When AD12B = 1, CHPS<1:0> is: U-0, Unimplemented, Read as ‘0’

1x = Converts CH0, CH1, CH2 and CH3

01 = Converts CH0 and CH1

00 = Converts CH0

bit 7 BUFS: Buffer Fill Status bit (only valid when BUFM = 1)

1 = ADC is currently filling the second half of the buffer. The user application should access data in the

first half of the buffer

0 = ADC is currently filling the first half of the buffer. The user application should access data in the

second half of the buffer

bit 6 Unimplemented: Read as ‘0’

Note 1: For devices with DMA, the SMPI<3:0> bits are referred to as the Increment Rate for DMA Address Select

bits.

2: For devices without DMA, the SMPI<3:0> bits are referred to as the Number of Samples Per Interrupt

Select bits.

3: The VREF+ and VREF- pins are not available on all devices. Refer to the “Pin Diagrams” section in the

specific device data sheet for availability.

VREFH VREFL

000 AVDD AVss

001 External VREF+(3) AVss

010 AVDD External VREF-(3)

011 External VREF+(3) External VREF-(3)

1xx AVDD AVss

dsPIC33F/PIC24H Family Reference Manual

bit 5-2 SMPI<3:0>: Sample and Conversion Operation bits(1,2)

For devices with DMA:

1111 = Increments the DMA address after completion of every 16th sample/conversion operation

1110 = Increments the DMA address after completion of every 15th sample/conversion operation

•

0001 = Increments the DMA address after completion of every 2nd sample/conversion operation

0000 = Increments the DMA address after completion of every sample/conversion operation

For devices without DMA:

1111 = ADC interrupt is generated at the completion of every 16th sample/conversion operation

1110 = ADC interrupt is generated at the completion of every 15th sample/conversion operation

•

0001 = ADC interrupt is generated at the completion of every 2nd sample/conversion operation

0000 = ADC interrupt is generated at the completion of every sample/conversion operation

bit 1 BUFM: Buffer Fill Mode Select bit

1 = Starts filling the first half of the buffer on the first interrupt and the second half of the buffer on the

next interrupt

0 = Always starts filling the buffer from the start address

bit 0 ALTS: Alternate Input Sample Mode Select bit

1 = Uses channel input selects for Sample A on first sample and Sample B on next sample

0 = Always uses channel input selects for Sample A

Note 1: For devices with DMA, the SMPI<3:0> bits are referred to as the Increment Rate for DMA Address Select

bits.

2: For devices without DMA, the SMPI<3:0> bits are referred to as the Number of Samples Per Interrupt

Select bits.

3: The VREF+ and VREF- pins are not available on all devices. Refer to the “Pin Diagrams” section in the

specific device data sheet for availability.

Section 16. Analog-to-Digital Converter (ADC)

Analog-to-Digital

Converter (ADC)

R/W-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

ADRC — — SAMC<4:0>(1,2)

bit 15 bit 8

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

ADCS<7:0>

bit 7 bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 15 ADRC: ADC Conversion Clock Source bit

1 = ADC Internal RC Clock

0 = Clock Derived from System Clock

bit 14-13 Unimplemented: Read as ‘0’

bit 12-8 SAMC<4:0>: Auto Sample Time bits(1,2)

11111 = 31 TAD

•

00001 = 1 T

00000 = 0 TAD

bit 7-0 ADCS<7:0>: ADC Conversion Clock Select bits

11111111 = Reserved

•

01000000 = Reserved

00111111 = TCY · (ADCS<7:0> + 1) = 64 · TCY = TAD

•

00000010 = TCY · (ADCS<7:0> + 1) = 3 · TCY = TAD

00000001 = TCY · (ADCS<7:0> + 1) = 2 · TCY = TAD

00000000 = TCY · (ADCS<7:0> + 1) = 1 · TCY = TAD

Note 1: This bit is only used when the SSRC<2:0> bits (ADxCON1<7:5>) = 111.

2: If SSRC<2:0> = 111, the SAMC bit should be set to at least ‘1’ when using one S&H channel or using

simultaneous sampling. When using multiple S&H channels with sequential sampling, the SAMC bit

should be set to ‘0’ for the fastest possible conversion rate.

dsPIC33F/PIC24H Family Reference Manual

U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0

— — — — — — — —

bit 15 bit 8

U-0 U-0 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0

— — — — — DMABL<2:0>

bit 7 bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 15-3 Unimplemented: Read as ‘0’

bit 2-0 DMABL<2:0>: DMA Buffer Locations per Analog Input bits

111 = Allocates 128 words of buffer to each analog input

110 = Allocates 64 words of buffer to each analog input

101 = Allocates 32 words of buffer to each analog input

100 = Allocates 16 words of buffer to each analog input

011 = Allocates 8 words of buffer to each analog input

010 = Allocates 4 words of buffer to each analog input

001 = Allocates 2 words of buffer to each analog input

000 = Allocates 1 word of buffer to each analog input

Note: This register is not available in devices without DMA. Refer to the “Direct Memory Access (DMA)”

chapter in the specific device data sheet for availability.

Section 16. Analog-to-Digital Converter (ADC)

Analog-to-Digital

Converter (ADC)

U-0 U-0 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0

— — — — — CH123NB<1:0> CH123SB

bit 15 bit 8

U-0 U-0 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0

— — — — — CH123NA<1:0> CH123SA

bit 7 bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 15-11 Unimplemented: Read as ‘0’

bit 10-9 CH123NB<1:0>: Channel 1, 2, 3 Negative Input Select for Sample B bits

When AD12B = 1, CHxNB is: U-0, Unimplemented, Read as ‘0’

11 = CH1 negative input is AN9, CH2 negative input is AN10, CH3 negative input is AN11

10 = CH1 negative input is AN6, CH2 negative input is AN7, CH3 negative input is AN8

0x = CH1, CH2, CH3 negative input is V

REFL

bit 8 CH123SB: Channel 1, 2, 3 Positive Input Select for Sample B bit

When AD12B = 1, CHxSA is: U-0, Unimplemented, Read as ‘0’

1 = CH1 positive input is AN3, CH2 positive input is AN4, CH3 positive input is AN5

0 = CH1 positive input is AN0, CH2 positive input is AN1, CH3 positive input is AN2

bit 7-3 Unimplemented: Read as ‘0’

bit 2-1 CH123NA<1:0>: Channel 1, 2, 3 Negative Input Select for Sample A bits

When AD12B = 1, CHxNA is: U-0, Unimplemented, Read as ‘0’

11 = CH1 negative input is AN9, CH2 negative input is AN10, CH3 negative input is AN11

10 = CH1 negative input is AN6, CH2 negative input is AN7, CH3 negative input is AN8

0x = CH1, CH2, CH3 negative input is V

REFL

bit 0 CH123SA: Channel 1, 2, 3 Positive Input Select for Sample A bit

When AD12B = 1, CHxSA is: U-0, Unimplemented, Read as ‘0’

1 = CH1 positive input is AN3, CH2 positive input is AN4, CH3 positive input is AN5

0 = CH1 positive input is AN0, CH2 positive input is AN1, CH3 positive input is AN2

dsPIC33F/PIC24H Family Reference Manual

R/W-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

CH0NB — — CH0SB<4:0>(1)

bit 15 bit 8

R/W-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

CH0NA — — CH0SA<4:0>(1,2)

bit 7 bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 15 CH0NB: Channel 0 Negative Input Select for Sample B bit

Same definition as bit 7.

bit 14-13 Unimplemented: Read as ‘0’

bit 12-8 CH0SB<4:0>: Channel 0 Positive Input Select for Sample B bits

(1)

Same definition as bit<4:0>.

bit 7 CH0NA: Channel 0 Negative Input Select for Sample A bit

1 = Channel 0 negative input is AN1

0 = Channel 0 negative input is V

REFL

bit 6-5 Unimplemented: Read as ‘0’

bit 4-0 CH0SA<4:0>: Channel 0 Positive Input Select for Sample A bits(1,2)

11111 = Channel 0 positive input is AN31

11110 = Channel 0 positive input is AN30

•

00010 = Channel 0 positive input is AN2

00001 = Channel 0 positive input is AN1

00000 = Channel 0 positive input is AN0

Note 1: The AN16 through AN31 pins are not available for ADC2.

2: These bits have no effect when the CSCNA bit (ADxCON2<10>) = 1.

Section 16. Analog-to-Digital Converter (ADC)

Analog-to-Digital

Converter (ADC)

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

CSS31 CSS30 CSS29 CSS28 CSS27 CSS26 CSS25 CSS24

bit 15 bit 8

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

CSS23 CSS22 CSS21 CSS20 CSS19 CSS18 CSS17 CSS16

bit 7 bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 15-0 CSS<31:16>: ADC Input Scan Selection bits

(1,2)

1 = Select ANx for input scan

0 = Skip ANx for input scan

Note 1: ADC2 only supports analog inputs AN0-AN15; therefore, no ADC2 Input Scan Select Register High exists.

2: A maximum of 16 inputs (any) can be scanned.

Note: This register is not available in devices without DMA. Refer to the “Analog-to-Digital Converter (ADC)”

chapter in the specific device data sheet for availability.

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

CSS15(3) CSS14(3) CSS13(3) CSS12 CSS11 CSS10 CSS9 CSS8

bit 15 bit 8

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

CSS7 CSS6 CSS5 CSS4 CSS3 CSS2 CSS1 CSS0

bit 7 bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 15-0 CSS<15:0>: ADC Input Scan Selection bits(1,2)

1 = Select ANx for input scan

0 = Skip ANx for input scan

Note 1: On devices with less than 16 analog inputs, all ADxCSSL bits can be selected by the user. However,

inputs selected for scan without a corresponding input on device convert VREF-.

2: A maximum of 16 inputs (any) can be scanned.

3: This bit is not available in devices without DMA. Refer to the “Analog-to-Digital Converter (ADC)”

chapter in the specific device data sheet for availability.

dsPIC33F/PIC24H Family Reference Manual

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

PCFG31 PCFG30 PCFG29 PCFG28 PCFG27 PCFG26 PCFG25 PCFG24

bit 15 bit 8

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

PCFG23 PCFG22 PCFG21 PCFG20 PCFG19 PCFG18 PCFG17 PCFG16

bit 7 bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 15-0 PCFG<31:16>: ADC Port Configuration Control bits(1,2)

1 = Port pin in Digital mode, port read input enabled, ADC input multiplexer connected to AVSS

0 = Port pin in Analog mode, port read input disabled, ADC samples pin voltage

Note 1: On devices with less than 32 analog inputs, all PCFG bits are R/W by user. However, PCFG bits are

ignored on ports without a corresponding input on device.

2: ADC2 only supports analog inputs AN0-AN15; therefore, no ADC2 Port Configuration register exists.

Note: This register is not available in devices without DMA. Refer to the “Analog-to-Digital Converter (ADC)”

chapter in the specific device data sheet for availability.

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

PCFG15(3) PCFG14(3) PCFG13(3) PCFG12 PCFG11 PCFG10 PCFG9 PCFG8

bit 15 bit 8

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

PCFG7 PCFG6 PCFG5 PCFG4 PCFG3 PCFG2 PCFG1 PCFG0

bit 7 bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’

-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown

bit 15-0 PCFG<15:0>: ADC Port Configuration Control bits(1,2)

1 = Port pin in Digital mode, port read input enabled, ADC input multiplexer connected to AVSS

0 = Port pin in Analog mode, port read input disabled, ADC samples pin voltage

Note 1: On devices with less than 16 analog inputs, all PCFG bits are R/W by user. However, PCFG bits are

ignored on ports without a corresponding input on device.

2: On devices with two ADC modules, both AD1PCFGL and AD2PCFGL affect the configuration of port pins

multiplexed with AN0-AN15.

3: This bit is not available in devices without DMA. Refer to the “Analog-to-Digital Converter (ADC)”

chapter in the specific device data sheet for availability.

Section 16. Analog-to-Digital Converter (ADC)

Analog-to-Digital

Converter (ADC)

16.3 OVERVIEW OF SAMPLE AND CONVERSION SEQUENCE

Figure 16-3 illustrates that the analog-to-digital conversion is a three step process:

1. The input voltage signal is connected to the sample capacitor.

2. The sample capacitor is disconnected from the input.

3. The stored voltage is converted to equivalent digital bits.

The two distinct phases, sample and conversion, are independently controlled.

Figure 16-3: Sample Conversion Sequence

16.3.1 Sample Time

Sample Time is when the selected analog input is connected to the sample capacitor. There is a

minimum sample time to ensure that the S&H amplifier provides a desired accuracy for the

analog-to-digital conversion (see 16.12 “Analog-to-Digital Sampling Requirements”).

The sampling phase can be set up to start automatically upon conversion or by manually setting

the Sample bit (SAMP) in the ADC Control Register 1 (ADxCON1<1>). The sampling phase is

controlled by the Auto-Sample bit (ASAM) in the ADC Control Register 1 (ADxCON1<2>).

Table 16-1 lists the options selected by the specific bit configuration.

Table 16-1: Start of Sampling Selection

If automatic sampling is enabled, the sampling time (TSMP) taken by the ADC module is equal to

the number of TAD cycles defined by the SAMC<4:0> bits (ADxCON3<12:8>), as shown by

Equation 16-1.

Equation 16-1: Sampling Time Calculation

If manual sampling is desired, the user software must provide sufficient time to ensure adequate

sampling time.

SAR

ADC

Sample Time Conversion Time

SOC

Trigger

Note: The ADC module requires a finite number of analog-to-digital clock cycles to start

conversion after receiving a conversion trigger or stopping the sampling process.

Refer to the TPCS parameter in the “Electrical Characteristics” chapter of the spe-

cific device data sheet for further details.

ASAM Start of Sampling Selection

0Manual sampling

1Automatic sampling

TSMP = SAMC<4:0> • TAD

dsPIC33F/PIC24H Family Reference Manual

16.3.2 Conversion Time

The Start of Conversion (SOC) trigger ends the sampling time and begins an analog-to-digital

conversion. During the conversion period, the sample capacitor is disconnected from the

multiplexer, and the stored voltage is converted to equivalent digital bits. The conversion time for

10-bit and 12-bit modes are shown in Equation 16-2 and Equation 16-3. The sum of the sample

time and the analog-to-digital conversion time provide the total conversion time.

For correct analog-to-digital conversion, the analog-to-digital conversion clock (TAD) must be

selected to ensure a minimum TAD time. Refer to the “Electrical Characteristics” chapter of the

specific device data sheet for the minimum TAD specifications for 10-bit and 12-bit modes.

Equation 16-2: 10-bit ADC Conversion Time

Equation 16-3: 12-bit ADC Conversion Time

The SOC can be triggered by a variety of hardware sources or controlled manually in user soft-

ware. The trigger source to initiate conversion is selected by the SOC Trigger Source Select bits

(SSRC<2:0>) in the ADC Control register (ADxCON1<7:5>). Table 16-2 lists the conversion

trigger source selection for different bit settings.

Table 16-2: SOC Trigger Selection

Table 16-3 lists the sample conversion sequence with different sample and conversion phase

selections.

Note: 12-bit mode is not available on all devices. Refer to the “Analog-to-Digital

Converter (ADC)” chapter in the specific device data sheet for availability.

TCONV = 12 • TAD

Where:

TCONV = Conversion Time

TAD = ADC Clock Period

Where:

TCONV = Conversion Time

TCONV = 14 • TAD

TAD = ADC Clock Period

SSRC<2:0>(1) SOC Trigger Source

000 Manual Trigger

001 External Interrupt Trigger (INT0)

010 Timer Interrupt Trigger

011 Motor Control PWM Special Event Trigger

100 Timer Interrupt Trigger

111 Automatic Trigger

Note 1: The SSRC<2:0> selection bits should not be changed when the ADC module is

enabled.

Section 16. Analog-to-Digital Converter (ADC)

Analog-to-Digital

Converter (ADC)

Table 16-3: Sample Conversion Sequence Selection

16.3.3 Manual Sample and Manual Conversion Sequence

In the Manual Sample and Manual Conversion Sequence, setting the Sample bit (SAMP) in the

ADC Control Register 1 (ADxCON1<1>) initiates sampling, and clearing the SAMP bit terminates

sampling and starts conversion (see Figure 16-4). The user application must time the setting and

clearing of the SAMP bit to ensure adequate sampling time for the input signal. Example 16-1

illustrates a code sequence for Manual Sample and Manual Conversion.

Figure 16-4: Manual Sample and Manual Conversion Sequence

Example 16-1: Code Sequence for Manual Sample and Manual Conversion

ASAM SSRC<2:0> Description

0 000 Manual Sample and Manual Conversion Sequence

0 111 Manual Sample and Automatic Conversion Sequence

0 001

010

011

100

Manual Sample and Triggered Conversion Sequence

1 000 Automatic Sample and Manual Conversion Sequence

1 111 Automatic Sample and Automatic Conversion Sequence

1 001

010

011

100

Automatic Sample and Triggered Conversion Sequence

Sample Time Conversion Time

SAMP

Sample Time

3 4

Conversion

Note 1: Sampling is started by setting the SAMP bit in software.

2: Conversion is started by clearing the SAMP bit in software.

3: Conversion is complete.

4: Sampling is started by setting the SAMP bit in software.

5: Conversion is started by clearing the SAMP bit in software.

AD1CON1bits.SAMP = 1; // Start sampling

DelayUs(10); // Wait for sampling time (10us)

AD1CON1bits.SAMP = 0; // Start the conversion

while (!AD1CON1bits.DONE); // Wait for the conversion to complete

ADCValue = ADC1BUF0; // Read the conversion result

Note: Due to the internal delay within the ADC module, the SAMP bit will read as ‘0’ to the

user software after a small interval of time after the conversion has already begun.

In general, the time interval will be 2 TCY.

Section 16. Analog-to-Digital Converter (ADC)

Analog-to-Digital

Converter (ADC)

16.3.5 Automatic Sample and Automatic Conversion Sequence

16.3.5.1 CLOCKED CONVERSION TRIGGER

The Auto Conversion method provides a more automated process to sample and convert the

analog inputs as shown in Figure 16-6. The sampling period is self-timed and the conversion

starts automatically upon termination of a self-timed sampling period. The Auto Sample Time bits

(SAMC<4:0>) in the ADxCON3 register (ADxCON3<12:8>) select 0 to 31 ADC clock cycles (TAD)

for sampling period. Refer to the ecific device data“Electrical Characteristics” chapter of the sp

sheet for a minimum recommended sampling time (SAMC value).

The SSRC<2:0> bits are set to ‘ ’ to choose the internal counter as the sample clock source,111

which ends sampling and starts conversion.

Figure 16-6: Automatic Sample and Automatic Conversion Sequence

Sample Time Conversion Time

SAMP

Sample Time

3 4

Conversion

Note 1: Sampling starts automatically after conversion.

2: Conversion starts automatically upon termination of self timed sampling period.

3: Sampling starts automatically after conversion.

4: Conversion starts automatically upon termination of self timed sampling period.

N • TAD N • TAD

Conversion

dsPIC33F/PIC24H Family Reference Manual

16.3.5.2 EXTERNAL CONVERSION TRIGGER

In an Automatic Sample and Triggered Conversion Sequence, the sampling starts automatically

after conversion and the conversion is started upon trigger event from the selected peripheral,

as shown in Figure 16-7. This allows ADC conversion to be synchronized with the internal or

external events. The external conversion trigger is selected by configuring the SSRC<2:0> bits

to ‘001’, ‘010’ or ‘011’. See 16.4.7 “Conversion Trigger Sources” for various external

conversion trigger sources.

The ASAM bit should not be modified while the ADC module is turned on. If automatic sampling

is desired, the ASAM bit must be set before turning the module on. The ADC module does take

some amount of time to stabilize (see the TPDU parameter in the specific device data sheet);

therefore, if automatic sampling is enabled, there is not guarantee that the first ADC result will be

correct until the ADC module stabilizes. It may be necessary to discard the first ADC result

depending on the analog-to-digital clock speed.

Figure 16-7: Automatic Sample and Triggered Conversion Sequence

Sample Time Conversion Time

SAMP

Sample Time

3 4

Conversion

Note 1: Sampling starts automatically after conversion.

2: Conversion starts upon trigger event.

3: Sampling starts automatically after conversion.

4: Conversion starts upon trigger event.

Conversion

SOC Trigger

Section 16. Analog-to-Digital Converter (ADC)

Analog-to-Digital

Converter (ADC)

16.3.6 Multi-Channel Sample Conversion Sequence

Multi-channel ADC modules typically convert each input channel sequentially using an input

multiplexer. Simultaneously sampling multiple signals ensures that the snapshot of the analog

inputs occurs at precisely the same time for all inputs, as shown in Figure 16-8.

Certain applications require simultaneous sampling, especially when phase information exists

between different channels. Sequential sampling takes a snapshot of each analog input just

before conversion starts on that input, as shown in Figure 16-8. The sampling of multiple inputs

is not correlated. For example, motor control and power monitoring require voltage and current

measurements and the phase angle between them.

Figure 16-8: Simultaneous and Sequential Sampling

Figure 16-9 and Figure 16-10 illustrate the ADC module supports simultaneous sampling using

two S&H or four S&H channels to sample the inputs at the same instant and then perform the

conversion for each channel sequentially.

The Simultaneous Sampling mode is selected by setting Simultaneous Sampling bit (SIMSAM)

in the ADC Control Register 1 (ADxCON1<3>). By default, the channels are sampled and

converted sequentially. Table 16-4 lists the options selected by a specific bit configuration. The

CHPS<1:0> bits determine the channels to be sampled, either sequentially or simultaneously.

Table 16-4: Start of Sampling Selection

SIMSAM Sampling Mode

0Sequential sampling

1Simultaneous sampling

AN0

AN1

AN2

AN3

Simultaneous

Sampling

Sequential

Sampling

dsPIC33F/PIC24H Family Reference Manual

Figure 16-11: 2-Channel Sequential Sampling (ASAM = 1)

Figure 16-12: 4-Channel Sequential Sampling

Sample 1

CH0

CH1

Convert 1

SOC

Trigger

Sample 2

Convert 2

Sample/Convert Sequence 1 Sample/Convert Sequence 2

Sample 2 Sample 3

1 2 4

Note 1: CH0-CH1 Input multiplexer selects analog input for sampling. The selected analog input is connected to

the sample capacitor.

2: On SOC Trigger, CH0 sample capacitor is disconnected from the multiplexer to hold the input voltage

constant during conversion. The analog value captured in CH0 is converted to equivalent digital bits.

3: The CH0 multiplexer output is connected to sample capacitor after conversion. CH1 sample capacitor is

disconnected from the multiplexer to hold the input voltage constant during conversion. The analog value

captured in CH1 is converted to equivalent digital bits.

4: The CH1 multiplexer output is connected to sample capacitor after conversion. CH0-CH1 Input multiplexer

selects next analog input for sampling.

5: On SOC Trigger, CH0 sample capacitor is disconnected from the multiplexer to hold the input voltage

constant during conversion. The analog value captured in CH0 is converted to equivalent digital bits.

Sample 1

CH0

CH1

CH2

CH3

Convert 1

Convert 2

Convert 1

SOC

Trigger

Sample 1

Convert 2

Convert 3

Convert 2Sample 2

Sample 2

Sample/Convert Sequence 1 Sample/Convert Sequence 2

Sample 2

Sample 3

12473 56

Note 1: CH0-CH3 Input multiplexer selects analog input for sampling. The selected analog input is connected to the

sample capacitor.

2: On SOC Trigger, CH0 sample capacitor is disconnected from the multiplexer to hold the input voltage constant

during conversion. The analog value captured in valent digital bits. CH0 is converted to equi

3: The CH0 multiplexer output is connected to sample capacitor after conversion. CH1 sample capacitor is

disconnected from the multiplexer to hold the input voltage constant during conversion. The analog value

captured in CH1 is converted to equivalent digital bits.

4: The CH1 multiplexer output is connected to sample capacitor after conversion. CH2 sample capacitor is

disconnected from the multiplexer to hold the input voltage constant during conversion. The analog value

captured in CH2 is converted to equivalent digital bits.

5: The CH2 multiplexer output is connected to sample capacitor after conversion. CH3 sample capacitor is

disconnected from the multiplexer to hold the input voltage constant during conversion. The analog value

captured in CH3 is converted to equivalent digital bits.

6: The CH3 multiplexer output is connected to sample capacitor after conversion. CH0-CH3 Input multiplexer

selects next analog input for sampling.

7: On SOC Trigger, CH0 sample capacitor is disconnected from the multiplexer to hold the input voltage constant

during conversion. The analog value captured in CH0 is converted to equivalent digital bits.

dsPIC33F/PIC24H Family Reference Manual

16.5.1 Buffer Fill Mode

When the Buffer Fill Mode bit (BUFM) in the ADC Control Register 2 (ADxCON2<1>) is ‘1’, the

16-word results buffer is split into two 8-word groups: a lower group (ADC1BUF0 through

ADC1BUF7) and an upper group (ADC1BUF8 through ADC1BUFF). The 8-word buffers

alternately receive the conversion results after each ADC interrupt event. When the BUFM bit is

set, each buffer size is equal to eight. Therefore, the maximum number of conversions per

interrupt must not exceed eight.

When the BUFM bit is ‘0’, the complete 16-word buffer is used for all conversion sequences. The

decision to use the split buffer feature depends on the time available to move the buffer contents,

after the interrupt, as determined by the application.

If the application can quickly unload a full buffer within the time taken to sample and convert one

channel, the BUFM bit can be ‘0’, and up to 16 conversions may be done per interrupt. The

application has one sample/convert time before the first buffer location is overwritten. If the

processor cannot unload the buffer within the sample and conversion time, the BUFM bit should

be ‘1’. For example, if an ADC interrupt is generated every eight conversions, the processor has

the entire time between interrupts to move the eight conversions out of the buffer.

16.5.2 Buffer Fill Status

When the conversion result buffer is split using the BUFM control bit, the BUFS Status bit

(ADxCON2<7>) indicates, half of the buffer that the ADC module is currently writing. If BUFS = 0,

the ADC module is filling the lower group, and the user application should read conversion values

from the upper group. If BUFS = 1, the situation is reversed, and the user application should read

conversion values from the lower group.

dsPIC33F/PIC24H Family Reference Manual

16.6.2 Alternate Input Selection Mode

In an Alternate Input Selection mode, the MUXA and MUXB control bits select the channel for

conversion. The ADC completes one sweep using the MUXA selection, and then another sweep

using the MUXB selection, and then another sweep using the MUXA selection, and so on. The

Alternate Input Selection mode is enabled by setting the Alternate Sample bit (ALTS) in the ADC

Control Register 2 (ADxCON2<0>).

The analog input multiplexer is controlled by the AD1CHS123 and AD1CHS0 registers. There

are two sets of control bits designated as MUXA (CHySA/CHyNA) and MUXB (CHySB/CHyNB)

to select a particular input source for conversion. The MUXB control bits are used in Alternate

Input Selection mode.

Table 16-11: Analog Input Selection

For Alternate Input Selection mode in devices without DMA, an ADC interrupt must be generated

after an even number of sample/conversion sequences by programming the Samples Convert

Sequences Per Interrupt bits (SMPI<3:0>). Table 16-12 lists the valid SMPI values for Alternate

Input Selection mode in different ADC configurations.

Table 16-12: Valid SMPI Values for Alternate Input Selection Mode

Example 16-4 shows the code sequence to set up the ADC module for Alternate Input Selection

mode for devices without DMA in the 4-Channel Simultaneous Sampling configuration.

Figure 16-15 illustrates the ADC module operation sequence.

MUXA MUXB

Control bits Analog Inputs Control bits Analog Inputs

CH0 +ve CH0SA<4:0> AN0 to AN31 CH0SB<4:0> AN0 to AN31

-ve CH0NA VREF-, AN1 CH0NB VREF-, AN1

CH1 +ve CH123SA AN0, AN3 CH123SB AN0, AN3

-ve CH123NA<1:0> AN6, AN9, VREF REF- CH123NB<1:0> AN6, AN9, V -

CH2 +ve CH123SA AN1, AN4 CH123SB AN1, AN4

-ve CH123NA<1:0> AN7, AN10, VREF- CH123NB<1:0> AN7, AN10, VREF-

CH3 +ve CH123SA AN2, AN5 CH123SB AN2, AN5

-ve CH123NA<1:0> AN8, AN11, VREF- CH123NB<1:0> AN8, AN11, VREF-

Note: Not all inputs are present on all devices.

CHPS<1:0> SIMSAM SMPI<3:0>

(Decimal)

Conversions/

Interrupt Description

00 x 1,3,5,7,9,11,13,15 2,4,6,8,10,12,14,16 1-Channel mode

01 0 3,7,11,15 4,8,12,16 2-Channel Sequential

Sampling mode

1x 0 7,15 8,16 4-Channel Sequential

Sampling mode

01 1 1,3,5,7 4,8,12,16 2-Channel Simultaneous

Sampling mode

1x 1 1,3 8,16 4-Channel Simultaneous

Sampling mode

Note: On ADC Interrupt, the ADC internal logic is initialized to restart the conversion

sequence from the beginning.

Section 16. Analog-to-Digital Converter (ADC)

Analog-to-Digital

Converter (ADC)

Example 16-4: Code Sequence to Set Up ADC for Alternate Input Selection Mode for 4-Channel

Simultaneous Sampling (Devices without DMA)

Figure 16-15: Alternate Input Selection in 4-Channel Simultaneous Sampling Configuration (Devices without

DMA)

AD1CON1bits.AD12B = 0; // Select 10-bit mode

AD1CON2bits.CHPS = 3; // Select 4-channel mode

AD1CON1bits.SIMSAM = 1; // Enable Simultaneous Sampling

AD1CON2bits.ALTS = 1; // Enable Alternate Input Selection

AD1CON2bits.SMPI = 1; // Select 8 conversion between interrupt

AD1CON1bits.ASAM = 1; // Enable Automatic Sampling

AD1CON1bits.SSRC = 2; // Timer3 generates SOC trigger

// Initialize MUXA Input Selection

AD1CHS0bits.CH0SA = 6; // Select AN6 for CH0 +ve input

AD1CHS0bits.CH0NA = 0; // Select VREF- for CH0 -ve input

AD1CHS123bits.CH123SA = 0; // Select CH1 +ve = AN0, CH2 +ve = AN1, CH3 +ve = AN2

AD1CHS123bits.CH123NA = 0; // Select VREF- for CH1/CH2/CH3 -ve inputs

// Initialize MUXB Input Selection

AD1CHS0bits.CH0SB = 7; // Select AN7 for CH0 +ve input

AD1CHS0bits.CH0NB = 0; // Select VREF- for CH0 -ve input

AD1CHS123bits.CH123SB = 1; // Select CH1 +ve = AN3, CH2 +ve = AN4, CH3 +ve = AN5

AD1CHS123bits.CH124NB = 0; // Select VREF- for CH1/CH2/CH3 -ve inputs

Sample

(AN6)

Sample

(AN0)

CH0

CH1

Sample

(AN1)

Sample

(AN2)

CH2

CH3

Convert

(AN6)

Convert

(AN0)

Convert

(AN1)

SOC

Trigger

Convert

(AN2)

Sample

(AN7)

Sample

(AN3)

Sample

(AN4)

Sample

(AN5)

Convert

(AN7)

Convert

(AN3)

Convert

(AN4)

Convert

(AN5)

Sample/Convert Sequence 1 Sample/Convert Sequence 2

Sample

(AN6)

Sample

(AN0)

Sample

(AN1)

Sample

(AN2)

235

ADC

Interrupt

AN6

AN0

AN1

AN2

AN7

AN3

AN4

AN5

ADC1BUF0

ADC1BUF1

ADC1BUF7

Note 1: CH0-CH3 Input multiplexer selects analog input for sampling using MUXA control bits (CHySA/CHyNA). The selected analog input

is connected to the sample capacitor.

2: On SOC Trigger, CH0-CH3 sample capacitor is disconnected from the multiplexer to simultaneously sample the analog inputs. The

analog value captured in CH0/CH1/CH2/CH3 is converted sequentially to equivalent digital counts.

3: CH0-CH3 Input multiplexer selects analog input for sampling using MUXB control bits (CHySB/CHyNB). The selected analog input

is connected to the sample capacitor.

4: On SOC Trigger, CH0-CH3 sample capacitor is disconnected from the multiplexer to simultaneously sample the analog inputs. The

analog value captured in CH0/CH1/CH2/CH3 is converted sequentially to equivalent digital counts.

5: ADC Interrupt is generated after converting 8 samples. CH0-CH3 Input multiplexer selects analog input for sampling using MUXA

control bits (CHySA/CHyNA). The selected analog input is connected to the sample capacitor.

Section 16. Analog-to-Digital Converter (ADC)

Analog-to-Digital

Converter (ADC)

For devices with DMA, when channel scanning is used and only CH0 is active (ALTS = 0), the

SMPI<3:0> bits should be set to the number of inputs being scanned minus one (i.e.,

SMPI<3:0> = N - 1).

Figure 16-21: Scan Four Analog Inputs Using CH0 (Devices with DMA)

Figure 16-22: Channel Scan with Alternate Input Selection (Devices with DMA)

Sample

(AN2)

CH0 Convert

(AN2)

SOC

Trigger

Sample

(AN3)

Convert

(AN3)

Sample

(AN5)

Convert

(AN5)

Sample

(AN6)

Convert

(AN6)

ADC

Interrupt

Sample

(AN2)

Sample

(AN0)

CH0

CH1

Convert

(AN2)

Convert

(AN0)

SOC

Trigger

Sample

(AN8)

Sample

(AN3)

Convert

(AN8)

Convert

(AN3)

Sample

(AN8)

Sample

(AN3)

Sample

(AN3)

Sample

(AN0)

Convert

(AN3)

Convert

(AN0)

Sample

(AN8)

Sample

(AN3)

Convert

(AN8)

Convert

(AN3)

Sample

(AN8)

ADC

Trigger

Sample/Convert Sequence 1 Sample/Convert Sequence 2 Sample/Convert Sequence 3 Sample/Convert Sequence 4

1 2 3 4 5 6 7 8 9

Note 1: CH0 Input multiplexer selects analog input for sampling using internally generated control bits (from Channel Scan logic) instead

of MUXA control bits. CH1 Input multiplexer selects analog input for sampling using MUXA control bits (CHySA/CHyNA). The

selected analog input is connected to the sample capacitor.

2: On SOC Trigger, CH0-CH1 inputs are sequentially sampled and converted to equivalent digital counts.

3: CH0-CH1 Input multiplexer selects analog input for sampling using MUXB control bits (CHySB/CHyNB). The selected analog input

is connected to the sample capacitor.

4: On SOC Trigger, CH0-CH1 inputs are sequentially sampled and converted to equivalent digital counts.

5: CH0 Input multiplexer selects analog input for sampling using internally generated control bits (from Channel Scan logic) instead

of MUXA control bits. CH1 Input multiplexer selects analog input for sampling using MUXA control bits (CHySA/CHyNA). The

selected analog input is connected to the sample capacitor.

6: On SOC Trigger, CH0-CH1 inputs are sequentially sampled and converted to equivalent digital counts.

7: CH0-CH1 Input multiplexer selects analog input for sampling using MUXB control bits (CHySB/CHyNB). The selected analog input

is connected to the sample capacitor.

8: On SOC Trigger, CH0-CH1 inputs are sequentially sampled and converted to equivalent digital counts.

9: ADC Interrupt is generated after every conversion.

Section 16. Analog-to-Digital Converter (ADC)

Analog-to-Digital

Converter (ADC)

16.7.2 Using DMA in the Conversion Order Mode

When the ADDMABM bit (ADCON1<12>) = 1, the Conversion Order mode is enabled. In this

mode, the DMA channel can be configured for Register Indirect or Peripheral Indirect

Addressing. All conversion results are stored in the user-specified DMA buffer area in the same

order in which the conversions are performed by the ADC module. In this mode, the buffer is not

divided into blocks allocated to different analog inputs. Rather the conversion results from

different inputs are interleaved according to the specific buffer fill modes being used.

In this configuration, the buffer pointer is always incremented by one word. In this case, the

SMPI<3:0> bits (ADxCON2<5:2>) must be cleared and the DMABL<2:0> bits (ADxCON4<2:0>)

are ignored.

Figure 16-24 illustrates an example identical to the configuration in Figure 16-23, but using the

Conversion Order mode. In this example, the DMAxCNT register has been configured to

generate the DMA interrupt after 16 conversion results have been obtained.

Figure 16-24: DMA Buffer in Conversion Order Mode

AN4 – SAMPLE 1

DMAxSTA

AN0 – SAMPLE 1

AN1 – SAMPLE 1

AN2 – SAMPLE 1

AN5 – SAMPLE 2

AN0 – SAMPLE 2

AN1 – SAMPLE 2

AN2 – SAMPLE 2

AN6 – SAMPLE 3

AN0 – SAMPLE 3

AN1 – SAMPLE 3

AN2 – SAMPLE 3

AN7 – SAMPLE 4

AN0 – SAMPLE 4

AN1 – SAMPLE 4

AN2 – SAMPLE 4

dsPIC33F/PIC24H Family Reference Manual

16.8 ADC CONFIGURATION EXAMPLE

The following steps should be used for performing an analog-to-digital conversion:

1. Select 10-bit or 12-bit mode (ADxCON1<10>).

2. Select the voltage reference source to match the expected range on analog inputs

(ADxCON2<15:13>).

3. Select the analog conversion clock to match the desired data rate with processor clock

(ADxCON3<7:0>).

4. Select the port pins as analog inputs (ADxPCFGH<15:0> and ADxPCFGL<15:0>).

5. Determine how inputs will be allocated to Sample and Hold channels (ADxCHS0<15:0>

and ADxCHS123<15:0>).

6. Determine how many Sample and Hold channels will be used (ADxCON2<9:8>,

ADxPCFGH<15:0> and ADxPCFGL<15:0>).

7. Determine how sampling will occur (ADxCON1<3>, ADxCSSH<15:0> and

ADxCSSL<15:0>).

8. Select Manual or Auto Sampling.

9. Select the conversion trigger and sampling time.

10. Select how the conversion results are stored in the buffer (ADxCON1<9:8>).

11. Select the interrupt rate or DMA buffer pointer increment rate (ADxCON2<9:5>).

12. Select the number of samples in DMA buffer for each ADC module input

(ADxCON4<2:0>).

13. Select the data format.

14. Configure the ADC interrupt (if required):

• Clear the ADxIF bit

• Select interrupt priority (ADxIP<2:0>)

• Set the ADxIE bit

15. Configure the DMA channel (if needed).

16. Turn on the ADC module (ADxCON1<15>).

The options for these configuration steps are described in subsequent sections.

dsPIC33F/PIC24H Family Reference Manual

Table 16-17: Converting Two Sets of Two Inputs Using Alternating Input Selections

CONTROL BITS OPERATION SEQUENCE

Sequence Select Sample MUXA Inputs: AN1 → CH0, AN0 → CH1

SMPI<3:0> = 0011 Convert CH0, Write ADC1BUF0

Interrupt on 4th sample Convert CH1, Write ADC1BUF1

CHPS<1:0> = 01 Sample MUXB Inputs: AN15 → CH0, (AN3-AN9) → CH1

Sample Channels CH0, CH1 Convert CH0, Write ADC1BUF2

SIMSAM = 1 Convert CH1, Write ADC1BUF3

Sample all channels simultaneously Sample MUXA Inputs: AN1 → CH0, AN0 → CH1

BUFM = 1 Convert CH0, Write ADC1BUF4

Dual 8-word result buffers Convert CH1, Write ADC1BUF5

ALTS = 1 Sample MUXB Inputs: AN15 → CH0, (AN3-AN9) → CH1

Alternate MUXA/MUXB input select Convert CH0, Write ADC1BUF6

MUXA Input Select Convert CH1, Write ADC1BUF7

CH0SA<3:0> = 0001 Interrupt; Change Buffer

Select AN1 for CH0+ input Sample MUXA Inputs: AN1 → CH0, AN0 → CH1

CH0NA = 0 Convert CH0, Write ADC1BUF8

Select V REF- for CH0- input Convert CH1, Write ADC1BUF9

CSCNA = 0 Sample MUXB Inputs: AN15 → CH0, (AN3-AN9) → CH1

No input scan Convert CH0, Write ADC1BUFA

CSSL<15:0> = n/a Convert CH1, Write ADC1BUFB

Scan input select unused Sample MUXA Inputs: AN1 → CH0, AN0 → CH1

CH123SA = 0 Convert CH0, Write ADC1BUFC

CH1+ = AN0, CH2+ = AN1,CH3+ = AN2 Convert CH1, Write ADC1BUFD

CH123NA<1:0> = 0X Sample MUXB Inputs: AN15 → CH0, (AN3-AN9) → CH1

CH1-, CH2-, CH3- = V REF- Convert CH0, Write ADC1BUFE

MUXB Input Select Convert CH1, Write ADC1BUFF

CH0SB<3:0> = 1111 ADC Interrupt; Change Buffer

Select AN15 for CH0+ input Repeat

CH0NB = 0

Select V REF- for CH0- input

CH123SB = 1

CH1+ = AN3, CH2+ = AN4, CH3+ = AN5

CH123NB<1:0> = 11

CH1- = AN9, CH2- = AN10, CH3- = AN11

ADC Buffer @

First ADC Interrupt

ADC Buffer @

Second ADC Interrupt

ADC1BUF0 AN1 Sample 1

ADC1BUF1 AN0 Sample 1

ADC1BUF2 AN15 Sample 2

ADC1BUF3 (AN3-AN9) Sample 2

ADC1BUF4 AN1 Sample 3

ADC1BUF5 AN0 Sample 3

ADC1BUF6 AN15 Sample 4

ADC1BUF7 (AN3-AN9) Sample 4

ADC1BUF8 AN1 Sample 5

ADC1BUF9 AN0 Sample 5

ADC1BUFA AN15 Sample 6

ADC1BUFB (AN3-AN9) Sample 6

ADC1BUFC AN1 Sample 7

ADC1BUFD AN0 Sample 7

ADC1BUFE AN15 Sample 8

ADC1BUFF (AN3-AN9) Sample 8

Especificaciones del producto

Marca:	Microchip
Categoría:	No categorizado
Modelo:	DSPIC33FJ16GP102

¿Necesitas ayuda?

Si necesitas ayuda con Microchip DSPIC33FJ16GP102 haz una pregunta a continuación y otros usuarios te responderán

Tu nombre*

Tu correo electrónico*

Escribe tu pregunta aquí

No categorizado Microchip Manuales

Microchip dsPIC33EV256GM003 Manual de Usario

27 Octubre 2024

Microchip SAMA5D2C-XULT Manual de Usario

27 Octubre 2024

Microchip MCP2120 Manual de Usario

27 Octubre 2024

Microchip AT89C51ED2 Manual de Usario

27 Octubre 2024

Microchip PIC32MX450F256H Manual de Usario

27 Octubre 2024

Microchip dsPIC33FJ64GP310 Manual de Usario

27 Octubre 2024

Microchip ATSAMDA1G14B Manual de Usario

27 Octubre 2024

Microchip ATSAMDA1E16B Manual de Usario

27 Octubre 2024

Microchip USB3336 Manual de Usario

27 Octubre 2024

Microchip PIC24EP64GP202 Manual de Usario

27 Octubre 2024

No categorizado Manuales

Últimos No categorizado Manuales

POLARIS RZR S 1000 EPS (2018) Manual de Usario

27 Octubre 2024

Workzone 20V Li-Ion Reciprocating Saw PT160501 Manual de Usario

27 Octubre 2024

Philips 43PUL7672 Manual de Usario

27 Octubre 2024

Manhattan 461504 Manual de Usario

27 Octubre 2024

Sungrow SG125HV Manual de Usario

27 Octubre 2024

Schneider CCT724319 Manual de Usario

27 Octubre 2024

Technoline WS 250 Manual de Usario

27 Octubre 2024

Livarno IAN 354423 Manual de Usario

27 Octubre 2024

Kupper 12152 Manual de Usario

27 Octubre 2024

JennAir CARBON24L Manual de Usario

27 Octubre 2024